Slew Rate









For V large, the op amp output will be unable to rise at the rate predicted by equation 3. When the op amp output is unable to rise at the rate predicted by equation 3, i.e., V/τ ($\omega_t=0$), it is said to be slew-rate limited – or slewing.

The slew-rate (SR) is the maximum possible rate of change of the op amp output voltage.



Origin of slew rate

At t = 0, $v_2=v_I=V$, $v_0=0$; i.e., $v_1=0$, $\therefore v_{id}=V$ \therefore the trans conductance will saturate.



 $\therefore I_{O} = I_{max}$

Hence

$$v_{o}(t) = \frac{1}{C} \int i dt$$
$$= \frac{1}{C} \int_{0}^{t} I_{\max} \cdot dt = \frac{I_{\max}}{C} \cdot t \qquad or \quad SR = \frac{I_{\max}}{C}$$

Full-Power Bandwidth

Op-amp slew-rate limiting can cause nonlinear distortion in sinusoidal waveforms.



The frequency at which an output sinusoid with <u>amplitude equal to the rated output</u> <u>voltage</u> of the op amp begins to show distortion due to slew-rate limiting is called the <u>full-power bandwidth</u>, f_M .

$$\omega_M V_{o \max} = SR$$
$$\therefore f_M = \frac{SR}{2\pi V_{o \max}}$$

For $V_o < V_{omax}$ (= rated o/p voltage), slew rate distortion will appear at a frequency ω given by:

$$\begin{split} \omega V_{o} &= SR \\ or \ \omega V_{o} &= \omega_{M} V_{omax} \\ i.e., \ V_{o} &= Vomax \ (\ \omega_{M'} \omega) \end{split}$$

COMMON-MODE REJECTION



 $v_o = A v_{id} + A_{cm} v_{Icm}$

Common-mode rejection ratio (CMRR)

$$CMRR = \frac{|A|}{|A_{cm}|}$$
 or in dB, $= 20 \log_{10} \frac{|A|}{A_{cm}}$

INPUT AND OUTPUT RESISTANCES



DC Problems

Offset voltage:









In this arrangement, V_{off} will be amplified.

The DC output offset will change the bias conditions and drive the amplifier to saturation. To avoid this problem, we capacitively coupled amplifiers.



C is selected large enough to appear almost as a short circuit for input frequencies – i.e., $\frac{1}{\omega C} \approx 0 \qquad \omega \in [\omega_{\min}, \omega_{\max}].$

Input Bias Currents



The average value I_B is called the input bias current. $I_B = \frac{I_{B1} + I_{B2}}{2}$ Input offset current: $I_{off} = |I_{B1} - I_{B2}|$ Typical values: $I_{B}=10nA, I_{off}=10nA \quad (BJT's)$ $I_{B1} I_{off} \longrightarrow PA. (FET's)$



$$V_{O} = -I_{B2}R_{3} - (\frac{I_{B2}R_{3}}{R_{1}} - I_{B1})R_{2}$$

if $I_{B1} \approx I_{B2} = I_{B}$ $\therefore V_{O} = I_{B}[R_{2} - R_{3}(1 + \frac{R_{2}}{R_{1}})]$
 $V_{O} \rightarrow 0$ if $R_{2} = R_{3}(1 + \frac{R_{2}}{R_{1}})$
or $R_{3} = \frac{R_{1}R_{2}}{R_{1} + R_{2}}$



C is to minimize DC input offset voltage R_3 is to minimize input bias current effect.



Note: when using ad coupling always provide a dc path to ground.